

Table of contents provided by Syndetics

- **Preface to Third Edition** (p. xiii)
- **1 Deep Submicron Digital IC Design** (p. 1)
- **1.1 Introduction** (p. 1)
- **1.2 Brief History of IC Industry** (p. 3)
- **1.3 Review of Digital Logic Gate Design** (p. 6)
- **1.3.1 Basic Logic Functions** (p. 6)
- **1.3.2 Implementation of Logic Circuits** (p. 9)
- **1.3.3 Definition of Noise Margin** (p. 11)
- **1.3.4 Definition of Transient Characteristics** (p. 12)
- **1.3.5 Power Estimation** (p. 14)
- **1.4 Digital Integrated Circuit Design** (p. 15)
- **1.4.1 MOS Transistor Structure and Operation** (p. 16)
- **1.4.2 CMOS Versus NMOS** (p. 17)
- **1.4.3 Deep Submicron Interconnect** (p. 19)
- **1.5 Computer-Aided Design of Digital Circuits** (p. 24)
- **1.5.1 Circuit Simulation and Analysis** (p. 24)
- **1.6 The Challenges Ahead** (p. 26)
- **1.7 Summary** (p. 31)
- **2 MOS Transistors** (p. 35)
- **2.1 Introduction** (p. 35)
- **2.2 Structure and Operation of the MOS Transistor** (p. 37)
- **2.3 Threshold Voltage of the MOS Transistor** (p. 41)
- **2.4 First-Order Current-Voltage Characteristics** (p. 52)
- **2.5 Derivation of Velocity-Saturated Current Equations** (p. 57)
- **2.5.1 Effect of High Fields** (p. 57)
- **2.5.2 Current Equations for Velocity-Saturated Devices** (p. 61)
- **2.6 Alpha-Power Law Model** (p. 66)
- **2.7 Subthreshold Conduction** (p. 68)
- **2.8 Capacitances of the MOS Transistor** (p. 70)
- **2.8.1 Thin-Oxide Capacitance** (p. 71)
- **2.8.2 pn Junction Capacitance** (p. 73)
- **2.8.3 Overlap Capacitance** (p. 79)
- **2.9 Summary** (p. 81)
- **3 Fabrication, Layout, and Simulation** (p. 89)
- **3.1 Introduction** (p. 89)
- **3.2 IC Fabrication Technology** (p. 90)
- **3.2.1 Overview of IC Fabrication Process** (p. 90)
- **3.2.2 IC Photolithographic Process** (p. 92)
- **3.2.3 Making Transistors** (p. 93)
- **3.2.4 Making Wires** (p. 97)
- **3.2.5 Wire Capacitance and Resistance** (p. 100)
- **3.3 Layout Basics** (p. 104)
- **3.4 Modeling the MOS Transistor for Circuit Simulation** (p. 107)
- **3.4.1 MOS Models in SPICE** (p. 107)

- **3.4.2 Specifying MOS Transistors** (p. 108)
- **3.5 SPICE MOS LEVEL 1 Device Model** (p. 111)
- **3.5.1 Extraction of Parameters for MOS LEVEL 1** (p. 113)
- **3.6 BSIM3 Model** (p. 115)
- **3.6.1 Binning Process in BSIM3** (p. 115)
- **3.6.2 Short-Channel Threshold Voltage** (p. 116)
- **3.6.3 Mobility Model** (p. 119)
- **3.6.4 Linear and Saturation Regions** (p. 120)
- **3.6.5 Subthreshold Current** (p. 122)
- **3.6.6 Capacitance Models** (p. 123)
- **3.6.7 Source/Drain Resistance** (p. 124)
- **3.7 Additional Effects in MOS Transistors** (p. 125)
- **3.7.1 Parameter Variations in Production** (p. 125)
- **3.7.2 Temperature Effects** (p. 125)
- **3.7.3 Supply Variations** (p. 127)
- **3.7.4 Voltage Limitations** (p. 128)
- **3.7.5 CMOS Latch-up** (p. 128)
- **3.8 Silicon-on-Insulator (SOI) Technology** (p. 130)
- **3.9 SPICE Model Summary** (p. 132)
- **4 MOS Inverter Circuits** (p. 143)
- **4.1 Introduction** (p. 143)
- **4.2 Voltage Transfer Characteristics** (p. 144)
- **4.3 Noise Margin Definitions** (p. 147)
- **4.3.1 Single-Source Noise Margin (SSNM)** (p. 148)
- **4.3.2 Multiple-Source Noise Margin (MSNM)** (p. 150)
- **4.4 Resistive-Load Inverter Design** (p. 153)
- **4.5 NMOS Transistors as Load Devices** (p. 162)
- **4.5.1 Saturated Enhancement Load** (p. 162)
- **4.5.2 Linear Enhancement Load** (p. 166)
- **4.6 Complementary MOS (CMOS) Inverters** (p. 168)
- **4.6.1 DC Analysis of CMOS Inverter** (p. 168)
- **4.6.2 Layout Design of CMOS Inverter** (p. 176)
- **4.7 Pseudo-NMOS Inverters** (p. 178)
- **4.8 Sizing Inverters** (p. 181)
- **4.9 Tristate Inverters** (p. 184)
- **4.10 Summary** (p. 185)
- **5 Static MOS Gate Circuits** (p. 195)
- **5.1 Introduction** (p. 195)
- **5.2 CMOS Gate Circuits** (p. 197)
- **5.2.1 Basic CMOS Gate Sizing** (p. 198)
- **5.2.2 Fanin and Fanout Considerations** (p. 202)
- **5.2.3 Voltage Transfer Characteristics (VTC) of CMOS Gates** (p. 205)
- **5.3 Complex CMOS Gates** (p. 209)
- **5.4 XOR and XNOR Gates** (p. 212)
- **5.5 Multiplexer Circuits** (p. 214)
- **5.6 Flip-Flops and Latches** (p. 214)

- **5.6.1 Basic Bistable Circuit** (p. 215)
- **5.6.2 SR Latch** (p. 216)
- **5.6.3 JK Flip-Flop** (p. 220)
- **5.6.4 JK Master-Slave Flip-Flop** (p. 221)
- **5.6.5 JK Edge-Triggered Flip-Flop** (p. 222)
- **5.7 D Flip-Flops and Latches** (p. 223)
- **5.8 Power Dissipation in CMOS Gates** (p. 227)
- **5.9 Power and Delay Tradeoffs** (p. 238)
- **5.8.1 Dynamic (Switching) Power** (p. 228)
- **5.8.2 Static (Standby) Power** (p. 235)
- **5.8.3 Complete Power Equation** (p. 237)
- **5.10 Summary** (p. 241)
- **6 High-Speed CMOS Logic Design** (p. 249)
- **6.1 Introduction** (p. 249)
- **6.2 Switching Time Analysis** (p. 251)
- **6.2.1 Gate Sizing Revisited--Velocity Saturation Effects** (p. 255)
- **6.3 Detailed Load Capacitance Calculation** (p. 257)
- **6.3.1 Fanout Gate Capacitance** (p. 258)
- **6.3.2 Self-Capacitance Calculation** (p. 260)
- **6.3.3 Wire Capacitance** (p. 267)
- **6.4 Improving Delay Calculation with Input Slope** (p. 267)
- **6.5 Gate Sizing for Optimal Path Delay** (p. 276)
- **6.5.1 Optimal Delay Problem** (p. 276)
- **6.5.2 Inverter Chain Delay Optimization--FO4 Delay** (p. 277)
- **6.5.3 Optimizing Paths with NANDs and NORs** (p. 283)
- **6.6 Optimizing Paths with Logical Effort** (p. 286)
- **6.6.1 Derivation of Logical Effort** (p. 286)
- **6.6.2 Understanding Logical Effort** (p. 292)
- **6.6.3 Branching Effort and Sideloads** (p. 297)
- **6.7 Summary** (p. 301)
- **7 Transfer Gate and Dynamic Logic Design** (p. 309)
- **7.1 Introduction** (p. 309)
- **7.2 Basic Concepts** (p. 310)
- **7.2.1 Pass Transistors** (p. 310)
- **7.2.2 Capacitive Feedthrough** (p. 313)
- **7.2.3 Charge Sharing** (p. 316)
- **7.2.4 Other Sources of Charge Loss** (p. 318)
- **7.3 CMOS Transmission Gate Logic** (p. 318)
- **7.3.1 Multiplexers Using CMOS Transfer Gates** (p. 320)
- **7.3.2 CMOS Transmission Gate Delays** (p. 325)
- **7.3.3 Logical Effort with CMOS Transmission Gates** (p. 331)
- **7.4 Dynamic D-Latches and D Flip-Flops** (p. 333)
- **7.5 Domino Logic** (p. 336)
- **7.5.1 Logical Effort for Domino Gates** (p. 342)
- **7.5.2 Limitations of Domino Logic** (p. 343)
- **7.5.3 Dual-Rail (Differential) Domino Logic** (p. 346)

- **7.5.4 Self-Resetting Circuits** (p. 349)
- **7.6 Summary** (p. 349)
- **8 Semiconductor Memory Design** (p. 359)
- **8.1 Introduction** (p. 359)
- **8.1.1 Memory Organization** (p. 360)
- **8.1.2 Types of Memory** (p. 362)
- **8.1.3 Memory Timing Parameters** (p. 363)
- **8.2 MOS Decoders** (p. 364)
- **8.3 Static RAM Cell Design** (p. 368)
- **8.3.1 Static Memory Operation** (p. 368)
- **8.3.2 Read Operation** (p. 371)
- **8.3.3 Write Operation** (p. 374)
- **8.3.4 SRAM Cell Layout** (p. 376)
- **8.4 SRAM Column I/O Circuitry** (p. 377)
- **8.4.1 Column Pull-Ups** (p. 378)
- **8.4.2 Column Selection** (p. 380)
- **8.4.3 Write Circuitry** (p. 382)
- **8.4.4 Read Circuitry** (p. 382)
- **9.1 Introduction** (p. 399)
- **8.5 Memory Architecture** (p. 390)
- **8.6 Summary** (p. 393)
- **9 Additional Topics in Memory Design** (p. 399)
- **9.2 Content-Addressable Memories (CAMs)** (p. 400)
- **9.3 Field-Programmable Gate Array** (p. 407)
- **9.4 Dynamic Read-Write Memories** (p. 413)
- **9.4.1 Three-Transistor Dynamic Cell** (p. 414)
- **9.4.2 One-Transistor Dynamic Cell** (p. 415)
- **9.4.3 External Characteristics of Dynamic RAMs** (p. 419)
- **9.5 Read-Only Memories** (p. 421)
- **9.5.1 MOS ROM Cell Arrays** (p. 421)
- **9.6 EPROMs and E²PROMs** (p. 425)
- **9.7 Flash Memory** (p. 432)
- **9.8 FRAMs** (p. 435)
- **9.9 Summary** (p. 436)
- **10 Interconnect Design** (p. 441)
- **10.1 Introduction** (p. 441)
- **10.2 Interconnect RC Delays** (p. 444)
- **10.2.1 Wire Resistance** (p. 444)
- **10.2.2 Elmore Delay Calculation** (p. 446)
- **10.2.3 RC Delay in Long Wires** (p. 449)
- **10.3 Buffer Insertion for Very Long Wires** (p. 453)
- **10.4 Interconnect Coupling Capacitance** (p. 457)
- **10.4.1 Components of Coupling Capacitance** (p. 457)
- **10.4.2 Coupling Effects on Delay** (p. 463)
- **10.4.3 Capacitive Noise or Crosstalk** (p. 467)
- **10.5 Interconnect Inductance** (p. 468)

- **10.6 Antenna Effects** (p. 473)
- **10.7 Summary** (p. 477)
- **11 Power Grid and Clock Design** (p. 483)
- **11.1 Introduction** (p. 483)
- **11.2 Power Distribution Design** (p. 484)
- **11.2.1 IR Drop and Ldi/dt** (p. 485)
- **11.2.2 Electromigration** (p. 488)
- **11.2.3 Power Routing Considerations** (p. 491)
- **11.2.4 Decoupling Capacitance Design** (p. 493)
- **11.2.5 Power Distribution Design Example** (p. 495)
- **11.3 Clocking and Timing Issues** (p. 499)
- **11.3.1 Clock Definitions and Metrics** (p. 499)
- **11.3.2 Clock Skew** (p. 501)
- **11.3.3 Effect of Noise on Clocks and FFs** (p. 504)
- **11.3.4 Power Dissipation in Clocks** (p. 506)
- **11.3.5 Clock Generation** (p. 507)
- **11.3.6 Clock Distribution for High-Performance Designs** (p. 509)
- **11.3.7 Example of a Clock Distribution Network** (p. 511)
- **11.4 Phase-Locked Loops/Delay-Locked Loops** (p. 514)
- **11.4.1 PLL Design Considerations** (p. 516)
- **11.4.2 Clock Distribution Summary** (p. 522)
- **Appendix A A Brief Introduction to SPICE** (p. 529)
- **A.1 Introduction** (p. 529)
- **A.2 Design Flow** (p. 530)
- **A.3 Syntax** (p. 531)
- **A.3.1 Title** (p. 532)
- **A.3.2 Settings of Various Global Parameters** (p. 532)
- **A.3.3 Listing of Sources and Active and Passive Elements** (p. 534)
- **A.3.4 Analysis Statements** (p. 541)
- **A.4 Complete SPICE Examples** (p. 545)
- **Appendix B Bipolar Transistors and Circuits** (p. 547)
- **B.1 The Bipolar Junction Transistor** (p. 547)
- **B.2 The Schottky-Barrier Diode** (p. 550)
- **B.3 BJT Model for Circuit Simulation** (p. 552)
- **B.4 Bipolar Transistor Inverter** (p. 553)
- **B.5 Voltage Transfer Characteristics** (p. 554)
- **B.6 Schottky-Clamped Inverter** (p. 556)
- **B.7 BJT Inverter Switching Times** (p. 557)
- **B.8 Bipolar Digital Gate Circuits** (p. 558)
- **B.9 Voltage Transfer Characteristics** (p. 558)
- **B.10 Propagation Delay Time** (p. 561)
- **B.11 Input Clamp Diodes** (p. 561)
- **Index** (p. 563)