

- Chapter 1 Introduction p. 1
- 1.1 Purpose of This Book p. 1
- 1.2 Background Assumed p. 1
- 1.3 Material Covered p. 1
- 1.4 Chapter Objectives p. 2
- 1.5 Technological Trends p. 2
- 1.6 Measuring Performance p. 3
- 1.7 Speedup p. 6
- 1.8 Amdahl's Law p. 6
- 1.9 Summary p. 7
- Solved Problems p. 8
- Chapter 2 Data Representations and Computer Arithmetic p. 16
- 2.1 Objectives p. 16
- 2.2 From Electrons to Bits p. 16
- 2.3 Binary Representation of Positive Integers p. 18
- 2.4 Arithmetic Operations on Positive Integers p. 19
- 2.5 Negative Integers p. 23
- 2.6 Floating-Point Numbers p. 28
- 2.7 Summary p. 35
- Solved Problems p. 36
- Chapter 3 Computer Organization p. 45
- 3.1 Objectives p. 45
- 3.2 Introduction p. 45
- 3.3 Programs p. 46
- 3.4 Operating Systems p. 50
- 3.5 Computer Organization p. 53
- 3.6 Summary p. 57
- Solved Problems p. 57
- Chapter 4 Programming Models p. 63
- 4.1 Objectives p. 63
- 4.2 Introduction p. 63
- 4.3 Types of Instructions p. 65
- 4.4 Stack-Based Architectures p. 70
- 4.5 General-Purpose Register Architectures p. 78
- 4.6 Comparing Stack-Based and General-Purpose Register Architectures p. 83
- 4.7 Using Stacks to Implement Procedure Calls p. 84
- 4.8 Summary p. 86
- Solved Problems p. 87
- Chapter 5 Processor Design p. 94
- 5.1 Objectives p. 94
- 5.2 Introduction p. 94
- 5.3 Instruction Set Architecture p. 95
- 5.4 Processor Microarchitecture p. 103
- 5.5 Summary p. 107
- Solved Problems p. 108
- Chapter 6 Pipelining p. 115

- 6.1 Objectives p. 115
- 6.2 Introduction p. 115
- 6.3 Pipelining p. 116
- 6.4 Instruction Hazards and Their Impact on Throughput p. 120
- 6.5 Predicting Execution Time in Pipelined Processors p. 126
- 6.6 Result Forwarding (Bypassing) p. 130
- 6.7 Summary p. 133
- Solved Problems p. 134
- Chapter 7 Instruction-Level Parallelism p. 144
- 7.1 Objectives p. 144
- 7.2 Introduction p. 144
- 7.3 What is Instruction-Level Parallelism? p. 146
- 7.4 Limitations of Instruction-Level Parallelism p. 147
- 7.5 Superscalar Processors p. 149
- 7.6 In-Order versus Out-of-Order Execution p. 149
- 7.7 Register Renaming p. 153
- 7.8 VLIW Processors p. 156
- 7.9 Compilation Techniques for Instruction-Level Parallelism p. 159
- 7.10 Summary p. 162
- Solved Problems p. 164
- Chapter 8 Memory Systems p. 175
- 8.1 Objectives p. 175
- 8.2 Introduction p. 175
- 8.3 Latency, Throughput, and Bandwidth p. 176
- 8.4 Memory Hierarchies p. 179
- 8.5 Memory Technologies p. 183
- 8.6 Summary p. 190
- Solved Problems p. 191
- Chapter 9 Caches p. 198
- 9.1 Objectives p. 198
- 9.2 Introduction p. 198
- 9.3 Data Caches, Instruction Caches, and Unified Caches p. 199
- 9.4 Describing Caches p. 200
- 9.5 Capacity p. 201
- 9.6 Line Length p. 201
- 9.7 Associativity p. 203
- 9.8 Replacement Policy p. 208
- 9.9 Write-Back versus Write-Through Caches p. 210
- 9.10 Cache Implementations p. 212
- 9.11 Tag Arrays p. 212
- 9.12 Hit/Miss Logic p. 214
- 9.13 Data Arrays p. 214
- 9.14 Categorizing Cache Misses p. 216
- 9.15 Multilevel Caches p. 217
- 9.16 Summary p. 219
- Solved Problems p. 219

- Chapter 10 Virtual Memory p. 229
- 10.1 Objectives p. 229
- 10.2 Introduction p. 229
- 10.3 Address Translation p. 230
- 10.4 Demand Paging versus Swapping p. 233
- 10.5 Page Tables p. 234
- 10.6 Translation Lookaside Buffers p. 239
- 10.7 Protection p. 243
- 10.8 Caches and Virtual Memory p. 245
- 10.9 Summary p. 247
- Solved Problems p. 248
- Chapter 11 I/O p. 255
- 11.1 Objectives p. 255
- 11.2 Introduction p. 255
- 11.3 I/O Buses p. 256
- 11.4 Interrupts p. 258
- 11.5 Memory-Mapped I/O p. 262
- 11.6 Direct Memory Access p. 264
- 11.7 I/O Devices p. 265
- 11.8 Disk Systems p. 266
- 11.9 Summary p. 270
- Solved Problems p. 271
- Chapter 12 Multiprocessors p. 279
- 12.1 Objectives p. 279
- 12.2 Introduction p. 279
- 12.3 Speedup and Performance p. 280
- 12.4 Multiprocessor Systems p. 282
- 12.5 Message-Passing Systems p. 285
- 12.6 Shared-Memory Systems p. 286
- 12.7 Comparing Message-Passing and Shared Memory p. 293
- 12.8 Summary p. 294
- Solved Problems p. 295
- Index p. 303