- 1 Introduction to ASICs
- Types of ASIC
- Full-Custom ASICs
- Standard-Cell?Based ASICs
- Gate-Array?Based ASICs
- Channeled Gate-Array
- Channelless Gate-Array
- Structured Gate-Array
- Programmable Logic Devices
- Field-Programmable Gate Arrays
- Design Flow
- Case Study
- Economics of ASICs
- Comparison Between ASIC Technologies
- Product Cost
- ASIC Fixed Costs
- ASIC Variable Costs
- ASIC Cell Libraries
- 2 CMOS Logic
- CMOS Transistors
- P-Channel Transistors
- Velocity Saturation
- SPICE Models
- Logic Levels
- The CMOS Process
- Sheet Resistance
- CMOS Design Rules
- Combinational Logic Cells
- Pushing Bubbles
- Drive Strength
- Transmission Gates
- Exclusive-OR Cell
- Sequential Logic Cells
- Latch
- Flip-Flop
- Clocked Inverter
- Datapath Logic Cells
- Datapath Elements
- Adders
- A Simple Example
- Multipliers
- Other Arithmetic Systems
- Other Datapath Operators
- I/O Cells
- Cell Compilers
- 3 ASIC Library Design

- Transistors as Resistors
- Transistor Parasitic Capacitance
- Junction Capacitance
- Overlap Capacitance
- Gate Capacitance
- Input Slew Rate
- Logical Effort
- Predicting Delay
- Logical Area and Logical Efficiency
- Logical Paths
- Multistage Cells
- Optimum Delay
- Optimum Number of Stages
- Library-Cell Design
- Library Architecture
- Gate-Array Design
- Standard-Cell Design
- Datapath-Cell Design
- 4 Programmable ASICs
- The Antifuse
- Metal?
- Metal Antifuse
- Static RAM
- EPROM and EEPROM Technology
- Practical Issues
- FPGAs in Use
- Specifications
- PREP Benchmarks
- FPGA Economics
- FPGA Pricing
- Pricing Examples
- 5 Programmable ASIC Logic Cells
- Actel
- ACT 1 Logic Module
- Shannones Expansion Theorem
- Speed Grading
- Multiplexer Logic as Function Generators
- ACT 2 and ACT 3 Logic Modules
- Timing Model and Critical Path
- Worst-Case Timing
- Actel Logic Module Analysis
- Xilinx LCA
- XC3000 CLB
- XC4000 Logic Block
- XC5200 Logic Block
- Xilinx CLB Analysis

- Altera FLEX
- Altera MAX
- Logic Expanders
- Timing Model
- Power Dissipation in Complex PLDs
- 6 Programmable ASIC I/O Cells
- DC Output
- Totem-Pole Output
- Clamp Diodes
- AC Output
- Supply Bounce
- Transmission Lines
- DC Input
- Noise Margins
- Mixed-Voltage Systems
- AC Input
- Metastability
- Clock Input
- Registered Inputs
- Power Input
- Power Dissipation
- Power-On Reset
- Xilinx I/O Block
- Boundary Scan
- Other I/O Cells
- 7 Programmable ASIC Interconnect
- Actel ACT
- Routing Resources

 $\underline{Terms~of~use}$ Descriptive content provided by Syndetics $^{TM}\!,$ a Bowker service. $\big(\underline{less}\big)$