

- Preface to Volume II p. xv
- Chapter 30 Data Converter Modeling p. 1
- 30.1 Sampling and Aliasing: A Modeling Approach p. 2
- 30.1.1 Impulse Sampling p. 2
- A Note Concerning the AAF and RCF p. 4
- Time-Domain Description of Reconstruction p. 9
- Using SPICE for Spectral Analysis (Looking at the Spectrum of a Signal) p. 13
- Representing the Impulse Sampler's Output in the Z-Domain p. 16
- An Important Note p. 18
- 30.1.2 The Sample and Hold p. 19
- SPICE Modeling the Sample and Hold p. 19
- S/H Spectral Response p. 20
- Circuit Concerns for Implementing the S/H p. 25
- 30.2 SPICE Models for DACs and ADCs p. 26
- 30.2.1 The Ideal DAC p. 26
- SPICE Modeling Approach p. 28
- 30.2.2 The Ideal ADC p. 32
- Summary p. 35
- 30.3 Quantization Noise p. 35
- 30.3.1 Viewing the Quantization Noise Spectrum Using Simulations p. 37
- An Important Note p. 39
- RMS Quantization Noise Voltage p. 40
- Treating Quantization Noise as a Random Variable p. 42
- Calculating RMS Quantization Noise Voltage from a Spectrum p. 43
- The DFT's Relationship to the Continuous Time Fourier Transform p. 51
- 30.3.2 Quantization Noise Voltage Spectral Density p. 52
- Reducing Quantization Noise Using Averaging p. 54
- The Noise Spectral Density View of Averaging p. 55
- An Important Note p. 56
- Practical Implementation of Averaging in ADCs p. 57
- Chapter 31 Data Converter SNR p. 63
- 31.1 Data Converter SNR: An Overview p. 64
- 31.1.1 Effective Number of Bits p. 64
- Signal-to-Noise Plus Distortion Ratio p. 66
- Spurious-Free Dynamic Range p. 68
- Dynamic Range p. 68
- Specifying SNR and SNDR p. 69
- 31.1.2 Clock Jitter p. 70
- Using Oversampling to Reduce Sampling Clock Jitter Stability Requirements p. 72
- A Practical Note p. 74
- Modeling Clock Jitter with SPICE p. 74
- Using Our SPICE Jitter Model p. 78
- 31.1.3 A Tool: The Spectral Density p. 79
- The Spectral Density of Deterministic Signals: An Overview p. 79

- The Spectral Density of Random Signals: An Overview p. 82
- Specifying Phase Noise from Measured Data p. 86
- 31.2 Improving SNR Using Averaging p. 87
- 31.2.1 Using Averaging to Improve SNR p. 87
- Spectral Density View of Averaging Revisited p. 88
- An Important Observation p. 92
- Jitter and Averaging p. 93
- Relaxed Requirements Placed on the Antialiasing Filter p. 94
- Data Converter Linearity Requirements p. 95
- Adding a Noise Dither to the ADC Input p. 97
- The Z-Plane p. 99
- 31.2.2 Decimating Filters for ADCs p. 106
- The Accumulate and Dump p. 106
- Averaging without Decimation p. 111
- Relaxed Requirements Placed on the Antialiasing Filter Revisited p. 113
- Implementing Averaging Filters p. 114
- Aliasing Concerns When Using Decimation p. 120
- A Note Concerning Stability p. 122
- Decimating Down to 2B p. 124
- 31.2.3 Interpolating Filters for DACs p. 126
- The Dump and Interpolate p. 127
- Practical Implementation of Interpolators p. 128
- 31.2.4 Bandpass and Highpass Sinc Filters p. 132
- Canceling Zeroes to Create Highpass and Bandpass Filters p. 132
- Frequency Sampling Filters p. 135
- 31.3 Using Feedback to Improve SNR p. 136
- 31.3.1 The Discrete Analog Integrator p. 136
- A Note Concerning Block Diagrams p. 138
- 31.3.2 Modulators p. 140
- Chapter 32 Noise-Shaping Data Converters p. 149
- 32.1 Noise-Shaping Fundamentals p. 149
- 32.1.1 SPICE Models p. 149
- Nonoverlapping Clock Generation and Switches p. 150
- Op-Amp Modeling p. 151
- SPICE Modeling a 1-Bit ADC p. 153
- 32.1.2 First-Order Noise-Shaping p. 154
- A Digital First-Order NS Demodulator p. 157
- Modulation Noise in First-Order NS Modulators p. 158
- RMS Quantization Noise in a First-Order Modulator p. 162
- Decimating and Filtering the Output of a NS Modulator p. 164
- Implementing the Sinc Averaging Filter Revisited p. 167
- Analog Sinc Averaging Filters using SPICE p. 169
- Using our SPICE Sinc Filter Model p. 171
- Analog Implementation of the First-Order NS Modulator p. 172

- The Feedback DAC p. 174
- Understanding Averaging and the Use of Digital Filtering with the Modulator p. 174
- Pattern Noise from DC Inputs (Limit Cycle Oscillations) p. 179
- Integrator and Forward Modulator Gain p. 182
- Comparator Gain, Offset, Noise, and Hysteresis p. 186
- Op-Amp Gain (Integrator Leakage) p. 186
- Op-Amp Settling Time p. 188
- Op-Amp Offset p. 189
- Op-Amp Input Referred Noise p. 190
- Practical Implementation of the First-Order NS Modulator p. 191
- Fully-Differential Modulator with a Single-Ended Input p. 193
- 32.1.3 Second-Order Noise-Shaping p. 194
- Second-Order Modulator Topology p. 195
- Integrator Gain p. 198
- Implementing Feedback Gains in the DAI p. 202
- Using Two Delaying Integrators to Implement the Second-Order Modulator p. 205
- Selecting Modulator (Integrator) Gains p. 207
- Understanding Modulator SNR p. 208
- 32.2 Noise-Shaping Topologies p. 210
- 32.2.1 Higher-Order Modulators p. 210
- M-Order Modulator Topology p. 211
- Decimating the Output of an M-Order NS Modulator p. 212
- Implementing Higher-Order, Single-Stage, Modulators p. 213
- 32.2.2 Multibit Modulators p. 215
- Simulating a Multibit NS Modulator Using SPICE p. 215
- Multibit Demodulator (Used in a NS DAC) Implementation (Error Feedback) p. 217
- Implementation Concerns p. 220
- 32.2.3 Cascaded Modulators p. 221
- Second-Order (1-1) Modulators p. 221
- Third-Order (1-1-1) Modulators p. 223
- Third-Order (2-1) Modulators p. 223
- Implementing the Additional Summing Input p. 226
- 32.2.4 Bandpass Modulators p. 228
- Implementing a Bandpass Modulator p. 229
- Chapter 33 Submicron CMOS Circuit Design p. 235
- 33.1 Submicron CMOS: Overview and Models p. 236
- 33.1.1 CMOS Process Flow p. 236
- 33.1.2 Capacitors and Resistors p. 239
- Using a MOSFET as a Capacitor p. 239
- Using a Native or Natural MOSFET Capacitor p. 239
- The Floating MOS Capacitor p. 239
- Metal Capacitors p. 241
- An Important Note p. 244
- Resistors p. 245

- 33.1.3 SPICE MOSFET Modeling p. 248
- Model Selection p. 248
- Model Parameters p. 252
- An Important Note p. 254
- A Note Concerning "Long L MOSFETs" p. 255
- 33.2 Digital Circuit Design p. 255
- 33.2.1 The MOSFET Switch p. 256
- Bidirectional Switches p. 258
- A Clocked Comparator p. 261
- Common-Mode Noise Elimination p. 264
- 33.2.2 Delay Elements p. 271
- 33.2.3 An Adder p. 274
- 33.3 Analog Circuit Design p. 276
- 33.3.1 Biasing p. 276
- Selecting the Excess Gate Voltage p. 276
- Selecting the Channel Length p. 277
- Small-Signal Transconductance,  $g_m$  p. 279
- MOSFET Transition Frequency,  $f_T$  p. 279
- The Beta Multiplier Self-Biased Reference p. 280
- 33.3.2 Op-Amp Design p. 284
- Output Swing p. 284
- Slew-rate Concerns p. 287
- Differential Output Op-Amp p. 295
- 33.3.3 Circuit Noise p. 298
- Thermal Noise p. 298
- The Spectral Characteristics of Thermal Noise p. 299
- Noise Equivalent Bandwidth p. 301
- MOSFET Noise p. 303
- Noise Performance of the Source-Follower p. 304
- Noise Performance of a Cascade of Amplifiers p. 305
- DAI Noise Performance p. 306
- Chapter 34 Implementing Data Converters p. 311
- 34.1 R-2R Topologies for DACs p. 312
- 34.1.1 The Current-Mode R-2R DAC p. 312
- 34.1.2 The Voltage-Mode R-2R DAC p. 314
- 34.1.3 A Wide-Swing Current-Mode R-2R DAC p. 316
- DNL Analysis p. 317
- INL Analysis p. 318
- Switches p. 319
- Experimental Results p. 319
- Improving DNL (Segmentation) p. 321
- Trimming DAC Offset p. 323
- Trimming DAC Gain p. 325
- Improving INL by Calibration p. 326

- 34.1.4 Topologies Without an Op-Amp p. 328
- The Voltage-Mode DAC p. 328
- Two Important Notes Concerning Glitches p. 331
- The Current-Mode (Current Steering) DAC p. 332
- 34.2 Op-Amps in Data Converters p. 334
- Gain Bandwidth Product of the Noninverting Op-Amp Topology p. 335
- Gain Bandwidth Product of the Inverting Op-Amp Topology p. 336
- 34.2.1 Op-Amp Gain p. 337
- 34.2.2 Op-Amp Unity Gain Frequency p. 339
- 34.2.3 Op-Amp Offset p. 339
- Adding an Auxiliary Input Port p. 339
- 34.3 Implementing ADCs p. 343
- 34.3.1 Implementing the S/H p. 343
- A Single-Ended to Differential Output S/H p. 345
- 34.3.2 The Cyclic ADC p. 351
- Comparator Placement p. 352
- Implementing Subtraction in the S/H p. 354
- Understanding Output Swing p. 357
- 34.3.3 The Pipeline ADC p. 359
- Using 1.5 Bits/Stage p. 361
- Capacitor Error Averaging p. 368
- Comparator Placement p. 374
- Clock Generation p. 377
- Offsets and Alternative Design Topologies p. 378
- Dynamic CMFB p. 382
- Layout of Pipelined ADCs p. 385
- Chapter 35 Integrator-Based CMOS Filters p. 393
- 35.1 Integrator Building Blocks p. 393
- 35.1.1 Lowpass Filters p. 393
- 35.1.2 Active-RC Integrators p. 395
- Effects of Finite Op-Amp Gain Bandwidth Product p. 398
- Active-RC SNR p. 403
- 35.1.3 MOSFET-C Integrators p. 404
- Why use an Active Circuit (an Op-Amp) p. 406
- 35.1.4  $g_m$ -C (Transconductor-C) Integrators p. 407
- Common-Mode Feedback Considerations p. 410
- A High-Frequency Transconductor p. 411
- 35.1.5 Discrete-Time Integrators p. 411
- An Important Note p. 415
- Exact Frequency Response of a First-Order Discrete-Time Digital (or Ideal SC) Filter p. 416
- 35.2 Filtering Topologies p. 418
- 35.2.1 The Bilinear Transfer Function p. 418
- Active-RC Implementation p. 419

- Transconductor-C Implementation p. 419
- Switched-Capacitor Implementation p. 420
- Digital Filter Implementation p. 421
- The Canonic Form (or Standard Form) of a Digital Filter p. 425
- 35.2.2 The Biquadratic Transfer Function p. 429
- Active-RC Implementation p. 431
- Switched-Capacitor Implementation p. 437
- High Q p. 438
- Q Peaking and Instability p. 443
- Transconductor-C Implementation p. 445
- The Digital Biquad p. 446
- 35.3 Filters using Noise-Shaping p. 448
- Removing Modulation Noise p. 448
- Implementing the Multipliers p. 451
- Chapter 36 At the Bench p. 459
- 36.1 A Push-Pull Amplifier p. 459
- Deadbug Prototyping p. 460
- Probing p. 462
- Testing the Circuit p. 463
- 36.2 A First-Order Noise-Shaping Modulator p. 467
- Prototyping the Modulator p. 469
- 36.3 Measuring 1/f Noise p. 472
- MOSFET Noise p. 474
- Input-Referred Noise Voltage p. 475
- Chopper Stabilization p. 476
- 36.4 A Discrete Analog Integrator p. 479
- Clock Generation p. 480
- Prototyping the Filter p. 482
- 35.5 Quantization Noise p. 485
- Prototyping the ADC Circuit p. 488
- Index p. 493
- About the Author p. 502