

- Foreword p. ix
- Committees p. x
- Additional Reviewers p. xii
- Keynote Speech
- Computer Arithmetic--A Processor Architect's Perspective Ruby B. Lee p. 3
- Session 1 Binary Strings in Computer Arithmetic
- Leading Zero Anticipation and Detection--A Comparison of Methods M. S. Schmookler and K. J. Nowka p. 7
- Bounds on Runs of Zeros and Ones for Algebraic Functions T. Lang and J.-M. Muller p. 13
- Session 2 Multiplication and Exponentiation
- Binary Multiplication Radix-32 and Radix-256 P.-M. Seidel and L. D. McFearin and D. W. Matula p. 23
- Analysis of Column Compression Multipliers K'A. C. Bickerstaff and E. E. Swartzlander, Jr. and M. J. Schulte p. 33
- Faithful Powering Computation Using Table Look-Up and a Fused Accumulation Tree J. A. Pineiro and J. D. Bruguera and J.-M. Muller p. 40
- Session 3 Cryptography
- Bit-Parallel Systolic Modular Multipliers for a Class of GF(2^[superscript m]) C.-Y. Lee and E.-H. Lu and J.-Y. Lee p. 51
- Modular Multiplication and Base Extensions in Residue Number Systems J.-C. Bajard and L.-S. Didier and P. Kornerup p. 59
- Efficient Computation of Multiplicative Inverses for Cryptographic Applications M. A. Hasan p. 66
- Optimised Squaring of Long Integers Using Precomputed Partial Products B. Phillips p. 73
- Session 4 Division and Square Root
- Correctly Rounded Reciprocal Square-Root by Digit Recurrence and Radix-4 Implementation T. Lang and E. Antelo p. 83
- A Hardware Algorithm for Computing Reciprocal Square Root N. Takagi p. 94
- Improved Table Lookup Algorithms for Postscaled Division D. W. Matula p. 101
- Session 5 Elementary Functions and Rounding
- Worst Cases for Correct Rounding of the Elementary Functions in Double Precision V. Lefevre and J.-M. Muller p. 111
- Generation and Analysis of Hard to Round Cases for Binary Floating Point Division L. D. McFearin and D. W. Matula p. 119
- Some Improvements on Multipartite Table Methods F. de Dinechin and A. Tisserand p. 128
- High-Performance Architectures for Elementary Function Generation J. Cao and B. W. Y. Wei and J. Cheng p. 136
- Session 6 Number Systems
- A Decimal Floating-Point Specification M. F. Cowlishaw and E. M. Schwarz and R. M. Smith and C. F. Webb p. 147
- Algorithms for Quad-Double Precision Floating Point Arithmetic Y. Hida and X. S. Li and D. H. Bailey p. 155
- Effective Continued Fractions D. Lester p. 163

- Session 7 Floating Point Units
- 1-GHz HAL SPARC64 Dual Floating Point Unit with RAS Features A. Naini and A. Dhablania and W. James and D. Das Sarma p. 173
- On the Design of Fast IEEE Floating-Point Adders P.-M. Seidel and G. Even p. 184
- In-Order Issue Out-of-Order Execution Floating-Point Coprocessor for CalmRISC32 C.-H. Jeong and W.-C. Park and T.-D. Han and S.-W. Kim and M.-K. Lee p. 195
- Session 8 Addition
- Using the Reverse-Carry Approach for Double-Datapath Floating-Point Addition J. D. Bruguera and T. Lang p. 203
- High Speed Parallel-Prefix Modulo $2^{[\text{superscript } n]+1}$ Adders for Diminished-One Operands H. T. Vergos and C. Efstatthiou and D. Nikolos p. 211
- Parallel Prefix Adder Design A. Beaumont-Smith and C.-C. Lim p. 218
- Session 9 Logarithmic Number Systems
- Low-Power Properties of the Logarithmic Number System V. Palioras and T. Stouraitis p. 229
- Unrestricted Faithful Rounding is Good Enough for Some LNS Applications M. G. Arnold and C. Walter p. 237
- The Use of the Multi-Dimensional Logarithmic Number System in DSP Applications V. S. Dimitrov and J. Eskritt and L. Imbert and G. A. Jullien and W. C. Miller p. 247
- Session 10 On-Line Arithmetic
- On-Line Arithmetic for Detection in Digital Communication Receivers S. Rajagopal and J. R. Cavallaro p. 257
- A Design of Radix-2 On-Line Division Using LSA Organization A. F. Tenca and S. U. Hussaini p. 266
- Addendum: Reprinted Paper from the 14th Computer Arithmetic Symposium: A Family of Adders S. Knowles p. 277
- Author Index p. 285