

- Preface p. v
- 1 Introduction p. 1
- 1.1 VLSI Design Methodology p. 3
- 1.2 VLSI Design--An Overview p. 4
- 1.3 Summary p. 23
- 1.4 To Probe Further p. 24
- 1.5 Problems p. 27
- 2 CMOS Logic Circuits p. 29
- 2.1 nMOS Switch Model p. 29
- 2.2 pMOS Switch Model p. 32
- 2.3 CMOS Inverter p. 34
- 2.4 CMOS Logic Structures p. 38
- 2.5 Complementary Logic p. 39
- 2.6 Pass-Transistor/Transmission-Gate Logic p. 51
- 2.7 Summary p. 60
- 2.8 To Probe Further p. 61
- 2.9 Problems p. 62
- 3 IC Layout and Fabrication p. 69
- 3.1 CMOS IC Fabrication p. 69
- 3.2 CMOS Design Rules p. 78
- 3.3 Layout Examples p. 84
- 3.4 Summary p. 97
- 3.5 To Probe Further p. 97
- 3.6 Problems p. 98
- 4 CMOS Circuit Characterization p. 101
- 4.1 MOSFET Theory p. 101
- 4.2 Voltage Transfer Characteristic p. 105
- 4.3 Circuit-Level Simulation p. 109
- 4.4 Improved MOSFET Switch Model p. 112
- 4.5 Resistance/Capacitance Estimation p. 116
- 4.6 RC Timing Model p. 123
- 4.7 Transistor Sizing p. 126
- 4.8 τ -Model p. 130
- 4.9 Driving Large Loads p. 135
- 4.10 Power Dissipation p. 138
- 4.11 Latch-Up p. 140
- 4.12 Summary p. 142
- 4.13 To Probe Further p. 142
- 4.14 Problems p. 143
- 5 Sequential Logic Circuits p. 147
- 5.1 General Structure p. 147
- 5.2 Asynchronous Sequential Logic Circuits p. 150
- 5.3 D-Latch p. 153
- 5.4 D-Flip-Flop p. 157
- 5.5 One-Phase Clock Systems p. 159
- 5.6 Two-Phase, Non-Overlapping Clock Systems p. 160

- 5.7 Clock Distribution p. 164
- 5.8 Sequential Circuit Design p. 165
- 5.9 Summary p. 169
- 5.10 To Probe Further p. 170
- 5.11 Problems p. 170
- 6 Alternative Logic Structures p. 175
- 6.1 Complementary Logic Circuits p. 175
- 6.2 Pass-Transistor/Transmission-Gate Logic p. 176
- 6.3 Pseudo-nMOS Logic p. 177
- 6.4 Programmable Logic Array p. 182
- 6.5 Dynamic CMOS Logic p. 185
- 6.6 Domino Logic p. 190
- 6.7 Dynamic Memory Elements p. 192
- 6.8 BiCMOS Logic Circuits p. 193
- 6.9 Summary p. 194
- 6.10 To Probe Further p. 195
- 6.11 Problems p. 196
- 7 Sub-System Design p. 199
- 7.1 Adders p. 200
- 7.2 Full Adder Tree p. 209
- 7.3 Parallel Multipliers p. 211
- 7.4 Read-Only Memory p. 219
- 7.5 Random Access Memory p. 221
- 7.6 Summary p. 225
- 7.7 To Probe Further p. 225
- 7.8 Problems p. 226
- 8 Chip Design p. 229
- 8.1 Microprocessor Design Project p. 230
- 8.2 Field Programmable Gate Array p. 244
- 8.3 Summary p. 250
- 8.4 To Probe Further p. 251
- 8.5 Problems p. 251
- 9 Testing p. 253
- 9.1 Fault Models p. 255
- 9.2 Test Generation (Stuck-at Faults) p. 258
- 9.3 Path Sensitization p. 261
- 9.4 D-Algorithm p. 262
- 9.5 Test Generation for Other Fault Models p. 266
- 9.6 Test Generation Example p. 267
- 9.7 Sequential Circuit Testing p. 270
- 9.8 Design-for-Testability p. 271
- 9.9 Built-In Self-Test p. 272
- 9.10 Summary p. 277
- 9.11 To Probe Further p. 277
- 9.12 Problems p. 278
- 10 Physical Design Automation p. 281

- 10.1 Layout Generators and Editors p. 281
- 10.2 Placement and Routing p. 283
- 10.3 Floorplanning and Placement p. 283
- 10.4 Routing p. 290
- 10.5 Summary p. 305
- 10.6 To Probe Further p. 306
- 10.7 Problems p. 308
- 11 Parallel Structures p. 311
- 11.1 Parallel Architectures p. 311
- 11.2 Interconnection Networks p. 314
- 11.3 Pipelining p. 322
- 11.4 Pipeline Scheduling p. 326
- 11.5 Parallel Algorithms p. 329
- 11.6 Summary p. 336
- 11.7 To Probe Further p. 337
- 11.8 Problems p. 337
- 12 Array Processors p. 341
- 12.1 Array Processing Examples p. 342
- 12.2 Array Processor Design p. 348
- 12.3 Wavefront Array Processor p. 365
- 12.4 To Probe Further p. 374
- 12.5 Problems p. 375
- 13 Fault Tolerant Vlsi Architectures p. 377
- 13.1 Reliability p. 377
- 13.2 Fault Tolerant Design p. 381
- 13.3 Fault Tolerant VLSI Arrays p. 382
- 13.4 Set Replacement Algorithm p. 383
- 13.5 Shifting Replacement Algorithm p. 387
- 13.6 Fault Stealing Replacement Algorithm p. 389
- 13.7 Compensation Path Replacement Algorithm p. 392
- 13.8 Summary p. 393
- 13.9 To Probe Further p. 394
- 13.10 Problems p. 395
- Index p. 397